Abstract-In the paper an implementation of algorithm of Petri net array-based synthesis is presented. The method is based on decomposition of colored interpreted macro Petri net into subnets. The structured encoding of places in subnets is done of using minimal numbers of bits. Microoperations, which are assigned to places, are written into distributed and flexible memories. It leads to realization of a logic circuit in a twolevel concurrent structure, where the combinational circuit of the first level is responsible for firing transitions, and the second level memories are used for generation of microoperations. This algorithm is implemented in C# and delivered as a stand alone library.
I. INTRODUCTION
A PPLICATION specific logic controllers (ASLCs) [1] - [3] are one of the biggest and most popular group of electronic devices. They can be designed as dedicated software for microprocessor or as dedicated hardware. The second approach gives more possibilities of system integration as system on programmable chip (SoPC) with use of field programmable gate arrays (FPGAs). The most classical way of designing such controllers is application of hardware description languages (HDLs) but it is uncomfortable for designer and potentially it gives high risk of human mistake. The usage of graphical representation of algorithm is much more conformable [4] - [7] . In this case Petri nets (PNs) [8] , [9] are one of the most adequate methods for formal design of ASLCs [10] . It gives easy way for representation of concurrent processes and additionally there could be applied mathematical algorithms for formal analysis and verification of the designed model [11] - [17] . There are also several algorithms of direct synthesis of Petri net model into FPGA devices [18] - [21] . The most typical implementation of Petri nets into FPGA devices use one-hot local state encoding where each single place is represented by a flip-flop [22] . Such an approach requires hardware implementation of a large number of several logic functions and flip-flops included in macrocells.
One of the main features of FPGA is an existence of separated logic elements (look-up tables) with restricted fixed number of inputs. Very frequently logic functions have more arguments than number of inputs of such logic element. It forces a functional decomposition during a synthesis process and consumes a large number of logic elements. One of
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the methods of decreasing a number of such functions is architectural decomposition of a sequential circuit [23] , [24] . Such methods introduce several additional internal variables and very often consume more hardware than typical direct implementation. This issue can be resolved by using logic elements together with embedded memory blocks [25] that are available in modern FPGA devices.
There is proposed the fully automated implementation of the method of synthesis [26] , [27] that allows to decrease the number of implemented logic functions depending on inputs and internal variables of Petri net-based ASLC in the paper. The algorithm was implemented with use of C# language and compiled as a stand alone library. The entry to the algorithm is object oriented model of colored Petri net and the output is a set of HDL files that consist the logic description of ASLC. The synthesis process is fully automated, it means that it does not need any interaction with the designer. To permit the minimal local state encoding the Petri net has to be initially colored [8] , [28] . The Petri net is also compacted into macro Petri net [29] to shorten time of synthesis [27] . During the synthesis, the logic functions are classified into two sets. The first set contains functions responsible for describing preconditions and guards of transitions. This set is going to be synthesized as logic functions and then it can be implemented with use of logic elements. The second set contains functions responsible for generation of microoperations and it is going to be synthesized as memory block and then it can be implemented with use of the embedded memory blocks. Macroplaces that are colored by the same color create one state machine module. Consequently, places, represented by these macroplaces, could be encoded by a minimal-length binary vector. This encoding also allows a reasonable decomposition of a microoperation decoder into several concurrently working distributed memories. Each memory block controls only microoperations that belong to the subnet with the same color. In such a way it leads to balanced usage of all kinds of logic resources of the FPGA device. Very frequently such a method gives also an effective utilization of all FPGA resources by a whole digital system.
II. CONTROL INTERPRETED MACRO-PETRI NET
Definition 1. A simple Petri net [8] , [9] is a triple
where: P is a finite, non-empty set of places,
is a finite, non-empty set of transitions, T = {t 1 , . . . , t S } F is a set of flow relations called arcs from places to transitions and from transitions to places:
Definition 2. Sets of input and output transitions of a place p m ∈ P are respectively as follows:
Definition 3. Sets of input and output places of a transition t s ∈ T are respectively as follows:
Definition 4. A marking of a Petri net is a function:
It describes a number of tokens M (p m ) situated in a place p m . When a place or a set of places contains a token it is marked. A transition t s can be fired if all its input places are marked. Firing of a a transition removes tokens from its input places and puts one token in each output place. There can be specified the initial marking M 0 , then Definition 5. the initially marked Petri net is a 4-tupe:
A. Colored Petri Net
A Petri net can be enhanced by assigning colors to places and transitions [8] , [28] . Definition 6. A state machine subnet (SM-subnet) [8] of a Petri net P N is as a strongly connected subnet P N i generated by places in P N , such that all input and output transitions of places in P N i and their connecting arcs belong to P N i and each transition of a subnet P N i has exactly one input and one output arc.
In colored Petri net colors help to validate intuitively and formally the consistency of all sequential processes covering the considered Petri net. Each color recognizes one SM-subnet.
The rules for Petri net coloring are as follows [18] :
• each place and transition must have at least one color,
• if the place has a color each of its input and output transition must have the same color, • input places of each transition must hold different colors, • output places of each transition must hold different colors, • input and output places of transition must share the same set of colors, • initially marked places can not share exactly the same set of colors, • the number of different colors which are shared by the initially marked places is equal to the total number of colors.
B. Interpreted Petri Net
An interpreted Petri net is a Petri net enhanced with an additional feature for information exchange [9] . Such a Petri net is called interpreted Petri net or a colored interpreted Petri net if both enhancements are applied. This exchange is made by use of binary signals. Interpreted Petri nets are used as models of concurrent logic controllers.
The Boolean variables occurring in the interpreted Petri net can be divided into three sets:
X is a set of input variables,
is a set of output variables, Y = {y 1 , . . . , y N }, Z is a set of internal communication variables, typically it is not used and Z = ∅. The interpreted Petri net has a guard condition ϕ s associated with every transition t s . The condition ϕ s is defined as the Boolean function of some variables form sets X and Z. In the particular case the condition ϕ s can be defined as 1 (always true). Now, transition t s can be fired if all its input places are marked and current value of corresponding Boolean function ϕ s is equal to 1. Conjunction ψ m is associated with place p m . ψ m is an elementary conjunction of affirmation of some output variables form the set Y . If the place p m is marked the output variables from corresponding conjunction ψ m are set and other variables are reset.
C. Macro Petri Net
Macro Petri net is a Petri net where part of the net (subnet) is replaced by one macroplace [9] . It allows to enhance Petri nets with hierarchy [12] and it simplifies algorithms of coloring, verification and synthesis of Petri net. There are many classes of subnets that could be replaced by macroplace, for e.g.:
• SM-subnets [8] ,
• Two-pole blocks [30] , • Parallel places [8] ,
• P-blocks [9] . These classes create to many possibilities of merging Petri net into macro Petri net. For the synthesis purpose, the best solution is application of mono-active macroplaces [30] . These are macroplaces that have one input and one output and consist of only sequential places. Only macro Petri nets with such macroplaces will be used in this article.
III. SYNTHESIS METHOD OVERVIEW
The synthesis method [27] is based on the minimal local states encoding of places together with functional parallel decomposition of the Petri net-based logic circuit. Places are encoded separately in every colored subset. Output variables (names of particular microoperations) assigned to places are placed in configured memories of FPGA. It leads to realization of a logic circuit in two-level structure ( Fig. 1) , where the combinational circuits (CC i ) of first level are responsible for generation of the excitation functions:
where which hold a current state of each subnet. Here, i = 1, 2, . . . , I is a number of color and SM-subnet in Petri net colored by I colors. The second level decoders Y i are responsible for generation of microoperations and they are implemented using memory blocks. Their functionality can be described by function:
Such approach allows to use logic elements and embedded memory blocks available in modern FPGA devices in a balanced way.
The entry point to the synthesis method is the colored interpreted macro Petri net. There are many algorithms of SMcoloring Petri nets, for example, the one described in: [31] , [32] The algorithm [27] was implemented in C# in Microsoft .NET environment. It was compiled into DecomponeAndVHDLCodeGen.dll library. The whole process is fully automated and does not require any interaction with user. There is one public method for generation VHDL code. Other methods, which perform particular steps of synthesis algorithm, are internal and not available for end-user. They are invoked automatically by main method.
The whole algorithm was implemented with use of three classes (Fig. 2) . The main class is GenerateHDL. The entry point is object of colored Petri net passed to the constructor of GenerateHDL class. The whole synthesis process is run by public method VHDLCODEGenerate(). This process is divided into two parts: decomposition of petri net (step 1.) -implemented in the Decompone class, and generation of VHDL description (step 6.) -implemented in the GenHDL-CODE class. The second part includes encoding (step 2.) and formation of conjunctions (step 3.), logic equations (step 4.), and memory contents steps (step 5.). To make the description more clear it is illustrated by application for Petri net PN 1 (Fig. 3a) . Of course, initially the Petri net PN 1 was colored and collapsed into colored macroPetri net (Fig. 3b) .
A. Object-Oriented Model of Petri Net
To store the model of Petri net in the computer memory there was designed the object-oriented model (Fig. 4) . This model allows to store hierarchical and colored nets. The main class PetriNet is responsible for storing the whole model and it correspond to Petri net definition (2) . The classes Place and Transition represent single place and transition of Petri net and their collections places and transitions in the main class represent all places and transitions of Petri net and these collections correspond to the sets P and T from (2). The class Arc describes flow relation between place and transition or transition and place. Its collection arcs in the main class describes all relations in Petri net and it corresponds to the set F from (2). There is no special collection to define initial marking M 0 of the Petri net but it can be defined by setting an adequate value of the property token of initially marked places. The class Color is responsible to store colors of Petri net. The classes Place, Transition, Arc have a collection colors to store all colors assigned to this object. The classical interpretation of Petri net ia defined in the classes Place and Transition. The property outputs in the class Place defines coma separated list of active outputs and it corresponds to the conjunction ψ m . The property condition in the class Transition defines the logic formula of guard condition and it corresponds to the Boolean function ϕ s . Proposed model has an extension of classical interpretation of Petri net by additional adding of the condition to the flow relation. It is defined by the property condition in the class Arc. If it is used in Petri net model then the full guard condition (the property fullCondition) of transition is formed as a conjunction of condition of transition and all conditions of its input arcs. The property isMacroplace is defined when considered place is a macroplace. Then the collection placesInMacroPlace consists the list of all places belonging to this macroplace. Additionally, each place belonged to the macroplace has set the property parentMacroplace to this macroplace. Such definition of the hierarchy in the proposed object-oriented model of Petri net allows to construct multi-level hierarchy in Petri net model.
There are also defined some additional redundant properties (like incidece or inputPlaces) in this model that are used to speed-up some analytical algorithms that operate on this model (like coloring, decomposition, etc.). There are also defined other properties (like xCord or labelPosition) that are used to store information required for graphical representation of the Petri net.
B. Decomposition of Petri Net
The main synthesis process starts from decomposition of Petri net into subnets. It is done by the Decomponing() method from the the Decompone class invoked on dec property. The Petri net has to be passed into constructor Decompone(PetriNet net) of this property. Each subnet corresponds to one color of Petri net. It has to include all transitions that are colored by this color (Lst. 1). dmp . i n p u t T r a n s i t i o n s = p . i n p u t T r a n s i t i o n s ; 24 dmp . o u t p u t T r a n s i t i o n s = p . o u t p u t T r a n s i t i o n s ; f o r e a c h ( P l a c e p i n t e m p S u b n e t . p l a c e s ) 28 tempNet . p l a c e s . Add ( p ) ; 29 f o r e a c h ( T r a n s i t i o n t i n t e m p S u b n e t . t r a n s i t i o n s ) 30 tempNet . t r a n s i t i o n s . Add ( t ) ;
f o r e a c h ( T r a n s i t i o n t i n p e t r i N e t . t r a n s i t i o n s )
Lst. 3. Part of C# code to expand macroplaces
The example of subnets with expanded macroplaces for the Petri net PN 1 are shown in the Fig. 5b . DMP1   P3   Y3   P4   P8   Y8   P1   DMP2   P1   DMP3   P1   DMP4   P1   MP3   P1   MP2   T1   T3   T5   T6   T1   T3   T5   T6   X1 X1 X1
(a) Subnets with macroplaces 
C. Formation of Description of Petri Net
The other steps of synthesis algorithm are performed by methods from the GenHDLCODE class. All equations are generated directly into VHDL syntax. It allows easy and fast further generation of description of hole circuit in VHDL. To start these steps the GenerateCode() method on the gen property have to be invoked. The petri net and subnets are passed into constructor GenHDLCODE(PetriNet net, List PetriNet subnets) of this property. The GenerateCode() method runs in sequence all steps: generetePlaceCode(), genereteTranistionCode(), genereitHoldingPlaceCode(), GenereitDForAllSubnets(), GenereitVHDLCCCodForAllSubnet(), GenereitVHDLRGCodForAllSubnet(), GenereitVHDLYCodForAllSubnet(), GenereitFinalVHDLFile().
First all places are encoded by the generetePlaceCode() method (Lst. 4). 
f o r e a c h ( P e t r i N e t p i n s u b n e t s ) 4 { 5 P l a c e s t a r t P l a c e = F i n d S t a r t P l a c e ( p ) ; L i s t <P l a c e > n e x t P l a c e s = N e x t P l a c e ( s t a r t p l a c e , p ) ; 12 i t e m I n d e x ++; 13 P l a c e l a s t P l a c e = s t a r t P l a c e ; Each subnet is encoded separately. The encoding is done on minimal number of required bits. The initial place of each subnet receives the code with value equal to 0 (lines 5 to 11 of Lst. 4) and reaming places receive following codes. It is required to use
bits to encode places of each subnet, where P i ⊆ P ∪ M P i is a set of places in a subnet that was created based on the i-th color. M P i is the set of doubles added to this subnet. The code of place is stored as an object of PlaceCode class. It is stored both as list of bits and string representation in VHDL syntax of conjunction of affirmation or negation of logic variables. This string also represent a place conjunction that is required to form logic equations. For example, for the p 1 place it is denoted as:
n o t Q( 0 ) and n o t Q( 1 ) ;
Then, the guard condition of transitions are generated by the genereteTranistionCode() method (Lst. 5). f o r e a c h ( T r a n s i t i o n t i n p e t r i N e t . t r a n s i t i o n s )
f o r e a c h ( P l a c e p i n t . i n p u t P l a c e s )
f o r e a c h ( P e t r i N e t s u b n e t i n s u b n e t s ) 
It is stored as string representation formatted with VHDL syntax. For example, for the t 1 transition it is denoted as:
p ( 1 ) and DMP( 1 ) and DMP( 2 ) and X1 ;
Next, place hold-conjunctions are created by the genereitHoldingPlaceCode() method (Lst. 6). f o r e a c h ( T r a n s i t i o n t i n pc . p l a c e . o u t p u t T r a n s i t i o n s ) 8 hpc += " ( n o t " + ToVhdlCode ( t . t r a n s i t i o n I D ) + " ) and " ; 
It is also stored as string representation formatted with VHDL syntax. For example, for the p 1 place it is denoted as:
( n o t t ( 1 ) ) and p ( 1 ) ;
Now, the equations can be generated. The GenereitDForAllSubnets() method (Lst. 7) generates input equations for D flipflops. f o r e a c h ( T r a n s i t i o n t i n pc . p l a c e . i n p u t T r a n s i t i o n s ) 19 r e s u l t += ToVhdlCode ( t . t r a n s i t i o n I D ) + " o r " ; Now all conjunctions and equations are generated and VHDL files can be build up from these expressions. The GenereitVHDLCCCodForAllSubnet() method generate files describing combinational circuits and it creates one VHDL file for each subnet. This file consists of equations for place encoding, transition conditions, place hold conditions and D flip-flops. The GenereitVHDLRGCodForAllSubnet() method create a one register for each subnet. The registers only differs in the length of vector and they are generated based on synthesis template [33] . The GenereitVHDLYCodForAllSubnet() generate all decoders in VHDL. There is created one decoder for each subnet. This method creates list of all outputs for each subnet and then generate truth table for them and store it directly in VHDL syntax. Finally, the GenereitFinalVHDLFile() method creates the top-level module. Such created model of logic circuit can be passed into third-party synthesis and implementation tools.
V. SUMMARY
The implementation of the method of synthesis of application specific logic controllers into FPGAs with embedded memory blocks was presented in this article. It is compiled into the stand alone library that can be used in other systems. The colored Petri net as graphical representation of algorithm [4] , [34] - [36] is used as entry point to the synthesis method. The special method of logic synthesis [27] is applied. The usage of designed library is fully automated and it makes that it could be easily integrated with design tools in CAD system. As the output there is a set of VHDL files which describes logic circuit.
The method was illustrated by a simple example, which shows the results of execution of designed library.
